(5/5) based on 9 customer reviews
Description
Dec 28, 2015 The 74HC138 ; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). 74HC138 . 3 TO 8 LINE DECODER DEMULTIPLEXER. Description. The 74HC138 is a high speed CMOS device. The device accepts a three bit binary weighted www.fairchildsemi.com. 2. MM. 74HC138 . Truth Table. H = HIGH Level, L = LOW Level, X = dont care. Note 1: G2 = G2A+G2B. Logic Diagram. Inputs. Outputs. Jan 26, 2015 The 74HC138 -Q100; 74HCT138-Q100 decodes three binary weighted address inputs. (A0, A1 and A2) to eight mutually exclusive outputs (Y0
| Part Number | 74HC138 |
| Brand | NXP Semiconductors |
| Image |  |
Hot Offer
74HC138
NXP
100
3.27
Ulike electronics co.,Limited
74HC138
NxpSemiconductors
200
0.13
HK Rhoda Technology Co., Limited
74HC138
NXP Semiconductor
1210
0.915
Nosin (HK) Electronics Co.
74HC138
WEEN/NXP
1059
1.7
Xinshop Electronics Co.,Ltd.
74HC138
NXP/Freescal
311002
2.485
Cicotex Electronics (HK) Limited
